Lowest latency and highest data rates for data-intensive applications Developed by experienced teams with industry-leading domain expertise and extensively validated with multiple hardware platforms, ...

The DDR PHY IP supports DDR5/ DDR4/ LPDDR5, provides low latency, and enables up to 5400MT/s throughput. PHY functionality is verified in NC-Verilog simulation software using test bench written ...